asic
Here are 63 public repositories matching this topic...
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
Feb 26, 2025 - Python
Cryptocurrency ASIC mining hardware monitor using a simple web interface
-
Updated
May 1, 2023 - Python
Allo: A Programming Model for Composable Accelerator Design
-
Updated
Jun 9, 2025 - Python
A seamless python to Cadence Virtuoso Skill interface
-
Updated
Feb 26, 2025 - Python
Control and status register code generator toolchain
-
Updated
May 23, 2025 - Python
A simplified and standardized interface for Bitcoin ASICs.
-
Updated
May 5, 2025 - Python
Control and Status Register map generator for HDL projects
-
Updated
May 24, 2025 - Python
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
-
Updated
Jun 6, 2025 - Python
Generate UVM register model from compiled SystemRDL input
-
Updated
Sep 3, 2024 - Python
Antminer monitor and auto-restart tool (Watchdog). 100% Free Software (Libre)
-
Updated
Dec 20, 2021 - Python
Import and export IP-XACT XML register models
-
Updated
Oct 15, 2024 - Python
Improve this page
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."