Search results

ILE register PAC bits are swapped on G0

Status: Open.

#59 In stm32-rs/fdcan;

· mcbridejc opened on May 7, 2025

transmit_preserve pending data parameter as u8 slice?

Status: Open.

#53 In stm32-rs/fdcan;

· projectgus opened on Sep 6, 2024

select_interrupt_line_1 on stm32g4 selects wrong interrupts

Status: Open.

#51 In stm32-rs/fdcan;

· projectgus opened on Sep 5, 2024

embedded-can support

Status: Open.

#44 In stm32-rs/fdcan;

· reneherrero opened on May 6, 2024

TX_COMPLETE interrupt is not triggered

Status: Open.

#42 In stm32-rs/fdcan;

· Simsys opened on Dec 18, 2023

set_standard_filter doesn't seem to work

Status: Open.

#39 In stm32-rs/fdcan;

· bjh-teleo opened on Jul 12, 2023

Failure modes of <code>FdCan.transmit</code>

Status: Open.

#33 In stm32-rs/fdcan;

· David-OConnor opened on Apr 27, 2023

Request an example

enhancementNew feature or requestNew feature or request

Status: Open.

#29 In stm32-rs/fdcan;

· David-OConnor opened on Mar 12, 2023

I could not get to send/receive FDCAN frame (with BRS enabled)

Status: Open.

#22 In stm32-rs/fdcan;

· Antoine31400 opened on Sep 14, 2022

Interrupts/registers do not match the H7 datasheet

Status: Open.

#11 In stm32-rs/fdcan;

· yorickdewid opened on Mar 2, 2022

HAL support

Status: Open.

#1 In stm32-rs/fdcan;

· richardeoin opened on Nov 11, 2021