A fine-grained multithreaded, five-stage pipelined microarchitecture implementation. It deals with hazards by filling the pipeline with instructions from 5 separate programs.
-
Notifications
You must be signed in to change notification settings - Fork 0
i3abghany/Rx32
About
Fine-grained multithreaded, software-interlocked RISC core in SystemVerilog.