Skip to content

SVA: add eight sequence operators to Verilog Frontend #758

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 9, 2024

Conversation

kroening
Copy link
Member

@kroening kroening commented Oct 8, 2024

This adds front-end support for eight SVA sequence operators.

@kroening kroening changed the title SVA: add six sequence operators to Verilog Frontend SVA: add eight sequence operators to Verilog Frontend Oct 8, 2024
@kroening kroening force-pushed the SVA-sequence-misc branch 2 times, most recently from 1bf06a6 to 7eb60de Compare October 8, 2024 22:32
@kroening kroening marked this pull request as ready for review October 8, 2024 22:32
@tautschnig
Copy link
Collaborator

Needs a rebase.

This adds front-end support for eight SVA sequence operators.
@kroening kroening merged commit a363d90 into main Oct 9, 2024
8 checks passed
@kroening kroening deleted the SVA-sequence-misc branch October 9, 2024 14:22
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants