Skip to content

Verilog: $isunknown #1149

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Verilog: $isunknown #1149

wants to merge 1 commit into from

Conversation

kroening
Copy link
Member

@kroening kroening commented Jun 9, 2025

This adds a lowering and constant-folding for $isunknown.

@kroening kroening force-pushed the isunknown1 branch 2 times, most recently from 42c36fb to 833dfc4 Compare June 9, 2025 22:16
@kroening kroening force-pushed the isunknown1 branch 2 times, most recently from a99de09 to d1783b8 Compare June 23, 2025 13:15
@kroening
Verilog: $isunknown
5c0604c 
This adds a lowering and constant-folding for $isunknown.
@kroening kroening marked this pull request as ready for review June 23, 2025 13:17
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
Verilog
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@kroening