@@ -846,12 +846,10 @@ void BankConflictPass::setupBankConflictsforMad(G4_INST *inst) {
846
846
G4_Declare *dcls[3 ];
847
847
G4_Declare *opndDcls[3 ];
848
848
BankConflict assignedBank = BANK_CONFLICT_NONE; // Flip for next
849
- bool fixedBank[3 ];
850
849
851
850
for (int i = 0 ; i < 3 ; i += 1 ) {
852
851
dcls[i] = nullptr ;
853
852
opndDcls[i] = nullptr ;
854
- fixedBank[i] = false ;
855
853
856
854
G4_Operand *src = inst->getSrc (i);
857
855
if (!src || !src->isSrcRegRegion () || src->isAreg ()) {
@@ -865,15 +863,6 @@ void BankConflictPass::setupBankConflictsforMad(G4_INST *inst) {
865
863
gra.kernel .numEltPerGRF <Type_UB>();
866
864
srcBC[i] = gra.getBankConflict (dcls[i]);
867
865
868
- if (dcls[i]->getRegVar () &&
869
- dcls[i]->getRegVar ()->isPhyRegAssigned ()) {
870
- int regNum = dcls[i]->getRegVar ()->getPhyReg ()->asGreg ()->getRegNum ();
871
- srcBC[i] = regNum % 2 ? BANK_CONFLICT_SECOND_HALF_ODD
872
- : BANK_CONFLICT_FIRST_HALF_EVEN;
873
- gra.setBankConflict (dcls[i], srcBC[i]);
874
- fixedBank[i] = true ;
875
- }
876
-
877
866
if (srcBC[i] != BANK_CONFLICT_NONE) {
878
867
if (isOddOffset (offset[i])) {
879
868
if (srcBC[i] == BANK_CONFLICT_FIRST_HALF_EVEN) {
@@ -927,7 +916,7 @@ void BankConflictPass::setupBankConflictsforMad(G4_INST *inst) {
927
916
}
928
917
929
918
srcBC[i] = gra.getBankConflict (dcls[i]);
930
- if (!fixedBank[i] && srcBC[i] != BANK_CONFLICT_NONE) {
919
+ if (srcBC[i] != BANK_CONFLICT_NONE) {
931
920
if (isOddOffset (offset[i])) {
932
921
if (srcBC[i] == BANK_CONFLICT_FIRST_HALF_EVEN) {
933
922
srcBC[i] = BANK_CONFLICT_SECOND_HALF_ODD;
@@ -954,7 +943,7 @@ void BankConflictPass::setupBankConflictsforMad(G4_INST *inst) {
954
943
: BANK_CONFLICT_FIRST_HALF_EVEN;
955
944
}
956
945
gra.setBankConflict (dcls[i], srcBC[i]);
957
- } else if (!fixedBank[i]) {
946
+ } else {
958
947
srcBC[i] = (assignedBank == BANK_CONFLICT_FIRST_HALF_EVEN)
959
948
? BANK_CONFLICT_SECOND_HALF_ODD
960
949
: BANK_CONFLICT_FIRST_HALF_EVEN;
0 commit comments