Skip to content

Commit 0e8a260

Browse files
authored
Update README.md
1 parent 01a1fb5 commit 0e8a260

File tree

1 file changed

+49
-1
lines changed

1 file changed

+49
-1
lines changed

README.md

Lines changed: 49 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,53 @@
11
# Asm_mars_examples
2-
Some of my assembly code ( examples, iterative and recursive algorithms ).
2+
Some of my assembly code (examples, iterative and recursive algorithms).
3+
I wrote these files while I was attending 'Computer Architecture' held by Prof. Sterbini in Sapienza University.
4+
The course concerned about:
5+
6+
Computer Abstractions and Technology
7+
8+
Operations of the Computer Hardware
9+
10+
Operands of the Computer Hardware
11+
12+
Logical Operations 86
13+
14+
Parallelism and Instructions: Synchronization
15+
16+
Arithmetic for Computers
17+
18+
Parallelism and Computer Arithmetic
19+
20+
The Processor Logic Design
21+
22+
Pipelining
23+
24+
Data Hazards: Forwarding vs. Stalling
25+
26+
Control Hazards
27+
28+
Exceptions
29+
30+
Memory Hierarchy
31+
32+
Caches
33+
34+
Measuring and Improving Cache Performance
35+
36+
Virtual Memory
37+
38+
Cache Coherence
39+
40+
Storage and Other I/O Topics
41+
42+
Disk Storage
43+
44+
Flash Storage
45+
46+
Connecting Processors, Memory, and I/O Devices
47+
48+
Interfacing I/O Devices to the Processor, Memory, and Operating System
49+
50+
[The Mips Architecture](https://github.com/edoardottt/Asm_mars_examples/blob/master/resources/CPU-con-pipeline-completa.pdf)
351

452
--------------------------
553
If you liked it drop a :star:

0 commit comments

Comments
 (0)