File tree Expand file tree Collapse file tree 7 files changed +18
-70
lines changed Expand file tree Collapse file tree 7 files changed +18
-70
lines changed Original file line number Diff line number Diff line change 9
9
"asm.smoke" : 8153 ,
10
10
"intrinsic.conv2d_less_m2" : 2816 ,
11
11
"intrinsic.linear_normalization" : 3532 ,
12
- "intrinsic.softmax" : 7169 ,
13
- "rvv_bench.ascii_to_utf16" : 11871 ,
14
- "rvv_bench.ascii_to_utf32" : 4910 ,
15
- "rvv_bench.byteswap" : 63604 ,
16
- "rvv_bench.mandelbrot" : 269207 ,
17
- "rvv_bench.memcpy" : 45416 ,
18
- "rvv_bench.memset" : 11954 ,
19
- "rvv_bench.mergelines" : 27638 ,
20
- "rvv_bench.strlen" : 22511 ,
21
- "rvv_bench.utf8_count" : 176940
22
- }
12
+ "intrinsic.softmax" : 7169
13
+ }
14
+
Original file line number Diff line number Diff line change 513
513
"mlir.stripmining" : 15569 ,
514
514
"mlir.vectoradd" : 13812 ,
515
515
"pytorch.demo" : 35165 ,
516
- "pytorch.matmul" : 75035 ,
517
- "rvv_bench.ascii_to_utf16" : 810407 ,
518
- "rvv_bench.ascii_to_utf32" : 273292 ,
519
- "rvv_bench.byteswap" : 607697 ,
520
- "rvv_bench.chacha20" : 41874 ,
521
- "rvv_bench.mandelbrot" : 559012 ,
522
- "rvv_bench.memcpy" : 937104 ,
523
- "rvv_bench.memset" : 435694 ,
524
- "rvv_bench.mergelines" : 581158 ,
525
- "rvv_bench.poly1305" : 41874 ,
526
- "rvv_bench.strlen" : 258282 ,
527
- "rvv_bench.utf8_count" : 2266749
528
- }
516
+ "pytorch.matmul" : 75035
517
+ }
518
+
Original file line number Diff line number Diff line change 5
5
"mlir.hello" : 145 ,
6
6
"mlir.rvv_vp_intrinsic_add" : 495 ,
7
7
"mlir.rvv_vp_intrinsic_add_scalable" : 723 ,
8
- "mlir.stripmining" : 47258 ,
9
- "rvv_bench.ascii_to_utf16" : 17475 ,
10
- "rvv_bench.ascii_to_utf32" : 6503 ,
11
- "rvv_bench.byteswap" : 81545 ,
12
- "rvv_bench.memcpy" : 59286 ,
13
- "rvv_bench.memset" : 21110 ,
14
- "rvv_bench.mergelines" : 43618 ,
15
- "rvv_bench.strlen" : 34370 ,
16
- "rvv_bench.utf8_count" : 241317
17
- }
8
+ "mlir.stripmining" : 47258
9
+ }
10
+
Original file line number Diff line number Diff line change 434
434
"mlir.hello" : 425 ,
435
435
"mlir.rvv_vp_intrinsic_add" : 820 ,
436
436
"mlir.rvv_vp_intrinsic_add_scalable" : 1131 ,
437
- "mlir.stripmining" : 50639 ,
438
- "rvv_bench.ascii_to_utf16" : 813186 ,
439
- "rvv_bench.ascii_to_utf32" : 273629 ,
440
- "rvv_bench.byteswap" : 612624 ,
441
- "rvv_bench.chacha20" : 41874 ,
442
- "rvv_bench.memcpy" : 943062 ,
443
- "rvv_bench.memset" : 443617 ,
444
- "rvv_bench.mergelines" : 599654 ,
445
- "rvv_bench.poly1305" : 41874 ,
446
- "rvv_bench.strlen" : 275578 ,
447
- "rvv_bench.utf8_count" : 2341052
448
- }
437
+ "mlir.stripmining" : 50639
438
+ }
439
+
Original file line number Diff line number Diff line change 9
9
"asm.smoke" : 5370 ,
10
10
"intrinsic.conv2d_less_m2" : 2895 ,
11
11
"intrinsic.linear_normalization" : 3085 ,
12
- "intrinsic.softmax" : 4934 ,
13
- "rvv_bench.ascii_to_utf16" : 11075 ,
14
- "rvv_bench.ascii_to_utf32" : 5197 ,
15
- "rvv_bench.byteswap" : 5087491 ,
16
- "rvv_bench.mandelbrot" : 218725 ,
17
- "rvv_bench.memcpy" : 40017 ,
18
- "rvv_bench.memset" : 12454 ,
19
- "rvv_bench.mergelines" : 36038 ,
20
- "rvv_bench.strlen" : 19676 ,
21
- "rvv_bench.utf8_count" : 186188
22
- }
12
+ "intrinsic.softmax" : 4934
13
+ }
14
+
Original file line number Diff line number Diff line change 514
514
"mlir.vectoradd" : 7139 ,
515
515
"pytorch.demo" : 35165 ,
516
516
"pytorch.matmul" : 75036 ,
517
- "rvv_bench.ascii_to_utf16" : 817448 ,
518
- "rvv_bench.ascii_to_utf32" : 273581 ,
519
- "rvv_bench.byteswap" : 5506070 ,
520
- "rvv_bench.chacha20" : 41874 ,
521
- "rvv_bench.mandelbrot" : 504691 ,
522
- "rvv_bench.memcpy" : 932648 ,
523
- "rvv_bench.memset" : 436339 ,
524
- "rvv_bench.mergelines" : 589455 ,
525
- "rvv_bench.poly1305" : 41874 ,
526
- "rvv_bench.strlen" : 254332 ,
527
- "rvv_bench.utf8_count" : 2273279 ,
528
517
"eval.ntt_64" : 2055 ,
529
518
"eval.ntt_128" : 2976 ,
530
519
"eval.ntt_256" : 4783 ,
531
520
"eval.ntt_512" : 8277 ,
532
521
"eval.ntt_1024" : 18937 ,
533
522
"eval.ntt_4096" : 43319
534
- }
523
+ }
524
+
Original file line number Diff line number Diff line change 123
123
asm
124
124
perf
125
125
codegen
126
- rvv_bench
126
+ # rvv_bench
127
127
pytorch
128
128
disp
129
129
emurt-test
You can’t perform that action at this time.
0 commit comments